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Low Cost NBTI Degradation  
Detection & Masking Approaches 
Martin Omaña, Daniele Rossi, Nicolò Bosio, Cecilia Metra  
Abstract— Performance degradation of integrated circuits due to aging effects, such as Negative Bias Temperature Instability 
(NBTI), is becoming a great concern for current and future CMOS technology. In this paper we propose two monitoring and 
masking approaches that detect late transitions due to NBTI degradation in the combinational part of critical data-paths and 
guarantee the correctness of the provided output data by adapting the clock frequency. Compared to recently proposed 
alternative solutions, one of our approaches (denoted as Low Area and Power (LAP) approach) requires lower area overhead 
and lower, or comparable, power consumption, while exhibiting the same impact on system performance, while the other 
proposed approach (denoted as High Performance (HP) approach) allows us to reduce the impact on system performance, at 
the cost of some increase in area and power consumption. 
Index Terms — NBTI performance degradation, aging sensor, transition monitoring, aging effect masking.  
——————————      —————————— 
1 INTRODUCTION
he design of reliable circuits is becoming increasingly chal-
lenging with scaled CMOS technologies. Aggressive scal-
ing of oxide thickness has led to large vertical electric 
fields in MOSFET devices, making oxide breakdown a critical 
issue. The high field may also lead to significant threshold volt-
age shift over time induced by Negative-Bias Temperature-
Instability (NBTI), thus creating additional uncertainty in the 
device behavior [1]. 
NBTI is recognized as the primary parametric failure mech-
anism in modern ICs [2]. It is characterized by a positive shift 
in the absolute value of the pMOS transistor threshold voltage, 
mainly due to the creation of positively charged interface traps, 
when the transistor is biased in strong inversion [1, 3]. As a 
consequence, the absolute threshold voltage can increase by 
more than 50mV over ten years [4], resulting in more than 20% 
circuit performance degradation [5]. In case of data-paths, such 
a threshold voltage increase may lead to a late transition of a 
flip-flop input signal. If such a transition violates the flip-flop 
set-up and hold time, an incorrect value is sampled and provid-
ed as output of the data-path, possibly compromising the system 
correct operation. Although such a condition may occur for any 
data-path, it is more likely to take place in case of critical data-
paths, which are therefore considered when developing ap-
proaches to minimize its occurrence likelihood [6, 7]. 
A straightforward approach to fulfill this purpose is to in-
crease the clock period by a time interval (usually referred to as 
guardband [2]) equal to the expected worst case NBTI perfor-
mance degradation over the chip lifetime [2]. However, this 
would introduce an excessive time margin since from the be-
ginning of circuit operation, with a consequent high, and un-
necessary negative impact on system performance [2]. As an 
alternative approach, a smaller time guardband could be adopt-
ed together with a proper circuit failure prediction scheme that 
is able to monitor circuit performance degradation throughout 
the chip lifetime, to then adapt the clock period according to its 
provided verdict [2, 4]. Compared to the above mentioned 
worst case scenario, this latter implies a lower impact on system 
performance.  
More in details, the system will start operating with a small 
guardband equal to the performance degradation expected for 
the first weeks of system operation (e.g., 2 weeks [4], or 8 
weeks [2]), and aging sensors will be deployed at the outputs of 
properly selected data-paths. Then, should any aging sensor 
detect the occurrence of a late transition during a pre-defined 
guardband, the clock period will be increased by a proper time 
interval in order to avoid that incorrect data are sampled. This 
approach can be successfully adopted to allow the system to 
continue working correctly, at the cost of some performance 
degradation [1, 8, 4]. In this regard, it should be considered that, 
since electrical stress on transistors can largely vary for differ-
ent areas of the chip due to the different transistor work load, 
NBTI performance degradation will not uniformly affect the 
chip. Therefore, several aging sensors should be deployed 
throughout the chip, typically at the input of flip-flops of each 
critical data-path, thus making the low cost of such sensors a 
relevant issue.  
Several aging sensors have been proposed so far to monitor 
NBTI degradation (e.g., those in [9, 10, 11, 12, 4, 8, 7, 13, 14]). 
In [10, 11, 12], the sensors are implemented by ring-oscillators 
allowing to identify performance degradation by monitoring 
possible changes in their oscillation frequency. They feature 
high measurement accuracy, but require considerable area over-
head. In [9], the effects of NBTI are monitored by sensing a 
leakage current reduction using IDDQ testing, thus suffering from 
well known limitations of IDDQ testing for future technologies 
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[15]. In [14], the sensors measure the performance degradation 
intentionally induced on a pMOS transistor, which is stressed 
with a predefined stress signal. Then, the data from the sensors 
are fitted to a Gaussian distribution to predict the maximum 
threshold voltage variations for all devices of the core. This 
solution requires low area and power overheads, but it does not 
measure the actual circuit degradation associated to the actual 
circuit workload. In [4, 7, 13], it has been proposed to monitor 
NBTI by detecting, through proper sensors, NBTI-induced late 
transitions of signals at the outputs of critical data-paths. The 
sensors proposed in [4, 7] are signal stability checkers, enabled 
during a proper guardband. The sensor in [13] is a transition 
detection circuit connected to the inputs of some flip-flops 
within a datapath, and is designed to detect delay faults during 
circuit operation. However, if this sensor is enabled by the same 
control signal as in the sensors in [4, 7], it may be employed to 
monitor the effects of NBTI. Finally, sensors comparing the 
speed of a stressed inverter to that of a non-stressed one have 
been presented in [8], in order to measure the effect of NBTI. 
Although the sensors in [4, 8, 7, 13] exhibit a power consump-
tion and an area overhead lower than those of previously pub-
lished sensors, their required area and power may be non negli-
gible when a large amount of such aging sensors have to be 
deployed throughout the chip.  
Based on these considerations, in this paper we propose two 
novel monitoring and masking approaches that detect late tran-
sitions due to NBTI degradation in the combinational part of 
critical data-paths and guarantee the correctness of the provided 
output data by adapting the clock frequency. Particularly, our 
first proposed monitoring and masking approach, denoted as 
Low Area and Power (LAP), exploits the idea presented in [16] 
to transform late signal transitions into code/non-codewords for 
delay and transient fault detection. As introduced in [17], such 
an approach can be exploited to monitor also performance deg-
radation induced by NBTI. The outputs of the combinational 
part of critical data-paths are checked during a proper guard-
band, and an alarm message is produced in case of occurrence 
of late transitions due to NBTI during such a guardband. We 
will show that our proposed monitoring scheme continues to 
detect correctly late transitions even if it is itself affected by 
NBTI degradation. Upon the generation of the alarm message, 
a clock frequency adaptation (reduction) phase is activated, in 
order to guarantee the correctness of the data produced at the 
outputs of the monitored critical data-paths, despite the occur-
rence of NBTI performance degradation. Compared to the pre-
vious low cost NBTI monitors in [4, 8, 7, 13], our LAP ap-
proach exhibits lower area and lower or comparable power con-
sumption, while implying the same impact on system perfor-
mance.  
Our second proposed monitoring and masking approach, de-
noted as High Performance (HP), is based on a new, different 
implementation of NBTI monitors, which allows to overwrite 
the possibly produced incorrect data at the output of the moni-
tored flip-flops, thus guaranteeing the correctness of the data 
produced at their outputs. Our HP approach allows us to run the 
chip at its maximum clock frequency in its early period of life, 
thus reducing the impact on system performance, at the cost of 
small increase in area overhead and power consumption, com-
pared to our LAP approach. Therefore, for a given application, 
the optimal approach between the two proposed ones can be 
identified based on area and power budget, as well as on impact 
on performance constraints. 
The rest of this paper is organized as follows. In Section 2, 
we introduce the basic idea behind our proposed monitoring 
and masking approaches. In Sections 3 and 4, we present our 
LAP and HP monitoring and masking approaches, respectively. 
For both approaches, we show some results of the electrical 
simulations performed to analyze their behavior, and we prove 
that they continue to detect NBTI degradation even when they 
are themselves affected by the same aging mechanism. In Sec-
tion 5, we evaluate the costs of our proposed LAP and HP 
schemes and compare them to those of alternative solutions. 
Finally, some conclusions are drawn in Section 6. 
2 CONSIDERED SYSTEM SCENARIO AND BASIC 
IDEA 
Let us consider a generic critical data-path as shown in Fig. 
1. The block Ci denotes a combinational circuit, whose worst 
case propagation delay is denoted by tpd. FFi1 and FFi2 are the 
input and output flip-flops (FFs). They present a set-up time 
equal to tset, and their outputs reach a final stable value after a 
time tpcq from the CK rising (sampling) edge. For the circuit 
correct operation, the output of Ci (Si) must reach its final stable 
value before the setup time of FFi2. The clock period TCK is 
given by:  
 
TCK = tpcq + tpd + tset + tmar,                         (1)  
 
where tmar represents a time margin to account for possible pa-
rameter variations inducing a speed decrease of the data-path. 
In case of NBTI degradation, the performance of Ci can de-
grade over time, resulting in late transitions of its outputs, pos-
sibly no longer satisfying the FFi2 setup time constraints. There-
fore, incorrect data may be sampled by such flip-flops, possibly 
compromising the system correct operation. To guarantee that 
such conditions do not occur, despite NBTI degradation, we 
propose two detecting and masking approaches, both capable 
of: i) detecting late transitions of Si during a proper monitoring 
interval (TM,i); ii) enabling a system level masking procedure, 
based on in-field adaptive clock period increase, to guarantee 
that only correct data are provided by the output flip-flops of 
critical data-paths. Our proposed approaches differ in the re-
quired area and power costs, as well as in their impact on sys-
tem performance. They will be hereafter referred to as Low 
Area and Power (LAP) and High Performance (HP) approach-
es. They are described in details in the following sections. 
3 PROPOSED LOW AREA AND POWER (LAP) 
 
 
Fig. 1. Representation of the considered data-paths and signals’ 
timing. 
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APPROACH  
The proposed LAP approach consists of two following phas-
es: 1) a monitoring phase, during which the data paths are 
monitored by a proper scheme capable of detecting late transi-
tions of signals Si (i = 1..n) due to NBTI and producing an 
alarm indication if this occurs; 2) a recovery phase, during 
which adaptive clock period adjustment is activated to mask 
possible errors. These two phases are implemented as described 
in the following subsections. 
3.1 LAP Monitoring Phase 
We monitor the inputs of FFs at the output of critical data 
paths as represented in Fig. 2. Each signal Si is monitored dur-
ing a proper time interval TM,i. In order to avoid that a late tran-
sition of Si results in an incorrect sampling, TM,i must be larger 
than the flip-flop set-up time tset,i. Particularly, it is: 
 
TM,i = tset,i + tGB,i ,                                (2) 
 
where tGB,i is a guardband to be chosen based on estimation of 
the NBTI degradation in the first 2 weeks [4], or 8 weeks [2] of 
chip lifetime. For simplicity, we assume that all flip-flops have 
the same set-up time tset. Similarly, we consider the same 
guardband, denoted as tGB, for all monitored Si. Thus, also the 
monitoring interval TM,i is the same for all flip-flops, and will be 
denoted by TM. To enable our monitoring scheme only during 
the predetermined monitoring interval TM, we generate a time 
window control signal (TWC) which is asserted only during TM. 
This yields our monitoring scheme to be immune to signal 
glitching originated in logic blocks. In fact, as shown in Fig. 2, 
TM is a time interval which, by design, starts after the time mar-
gin tmar that is included in the clock cycle TCK to allow that criti-
cal timing paths of logic blocks can reach, even in presence of 
process parameter variations, their final stable value before the 
setup time of the sampling flip-flops.  
Figure 3 shows the internal block structure of the proposed 
LAP monitoring scheme.  
Each monitored signal Si (i = 1..n) is connected to a Transi-
tion Detector, giving on its outputs Oi1, Oi2 (i = 1..n) an alarm 
indication in case of Si late transitions. Namely, if a late transi-
tion of Si occurs during TM, the respective detector produces a 
non two-rail codeword (Oi1Oi2= 00 or 11), while it produces a 
two-rail codeword (O1iO2i= 10 or 01) otherwise. The outputs 
produced by n transition detectors are gathered by the Error 
Indicator (EI) block. This implies an area overhead also due to 
the required routing, similarly to the alternative solutions in [4, 
8, 7, 13]. If at least one of the detectors generates an alarm 
message (Oi1Oi2 = 00 or 11), EI will produce an alarm indica-
tion on its outputs Z1 and Z2 (i.e., Z1Z2 = 00 or 11) which will 
be maintained till the assertion of the reset signal Res. The 
number n of detectors distributed through the chip is given by 
the number of critical data-paths in the chip, as shown in [6]. 
However, such a number is generally limited by the chip avail-
able area.  
3.1.1 Transition Detector 
The internal structure of our proposed transition detector is 
shown in Fig. 4. Starting from the monitored signal Si, by 
means of a proper inverting delay block (e.g., a simple invert-
er), the detector generates an additional signal Ci that, together 
with Si, provides a word belonging to the two-rail code (O1O2 = 
10 or 01), if Si is stable while TWC = 1, while it gives a two-
rail non codeword (O1O2 = 00 or 11), if late transitions of Si 
occur when TWC=1. 
Instead, when TWC = 0, the switching of Si is allowed, and 
the transfer gates disconnect Ci and Si from the detector outputs 
O1 and O2, respectively, which maintain the previous indication. 
Let us analyze in more details the behavior of our transition 
detector when TWC = 1. During this time interval (TM), the 
transfer gates are conductive, and O1 and O2 are connected to Ci 
and Si, respectively. In this case, two conditions may occur, 
depending on whether the monitored signal is stable, or presents 
a late transition. In the first case, the logic values (01) or (10), 
which are present at the inputs of the transfer gates after the 
latter legal signal transition (occurring when TWC=0), are giv-
en to (O1O2) when TWC switches from 0 to 1. Instead, in the 
second case, a (00) or (11) configuration is produced on (O1O2) 
for a time interval equal to the input-output delay dI1 of the in-
 
Fig. 2. LAP NBTI monitoring scheme insertion within the considered 
critical data-paths. 
 
 
Fig. 3. LAP monitoring scheme internal block structure. 
 
 
Fig. 4. Internal structure of the transition detector of our LAP 
monitoring scheme. 
 
 
 
Fig. 5. (a) Licit Si transition producing a wrong alarm indication. (b) 
TWC identification to produce alarm indications only in case of illicit 
Si transitions. 
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verter I1. The duration of the interval dI1 can be adjusted to the 
required value by properly sizing the inverter I1, in order to 
make it long enough to allow the alarm indication to propagate 
up to the outputs Z1Z2 of the error indicator in Fig. 3. Therefore, 
assuming the presence of a (01) or (10) on (O1O2) as the occur-
rence of a no alarm message, and that of a (00) or (11) as an 
alarm indication, this circuit can be used to detect on-line late 
transitions of Si due to NBTI, to inhibit the sampling of incor-
rect data by the output flip-flop FFi2.  
It should be noticed that, due to the delay of the inverter I1 
(Fig. 4), the effective monitoring time interval is slightly larger 
than the time interval during which TWC=1. In fact, as depicted 
in Fig. 5(a), if signal Si licitly switches before the rising edge of 
TWC by a time interval lower than dI1, then signal Ci switches 
while TWC=1. In this case, since Si and Ci present the same 
logic value (i.e., Si = Ci = 0) while TWC=1, an incorrect alarm 
indication is generated by the detector. 
To avoid this misbehavior, the delay of the inverter I1 should 
be taken into account when sizing the time interval during 
which TWC = 1. Once the monitoring interval TM = tGB + tset 
has been chosen, the time interval during which the signal TWC 
has to be asserted should be such that TM -dI1 = t1 + tset - dI1. 
This way, as easily derived from Fig. 5(b), only illicit Si transi-
tions occurring during TM will make Si and Ci produce an alarm 
indication. As an example, TWC can be generated by utilizing 
the circuit proposed in [7] that is able to generate a pulse with a 
programmable width. 
3.1.2. Error Indicator 
The error indicator block (EI) consists of an n+1 variable 
two-rail code checker, which can be implemented by means of 
the low-cost high-speed two-rail code checker presented in 
[18]. It gathers the alarm indications Oi1Oi2 (i=1..n) produced 
by n transition detectors deployed throughout the chip, as 
shown in Fig. 6. The outputs of EI (Z1 and Z2) are feedbacked 
to its inputs. This way, if at least one of the transition detectors 
generates an alarm message (i.e., Oi1Oi2 = 00 or 11), the error 
indicator produces an alarm indication Z1Z2 = 00 or 11, which 
is maintained till the assertion of the reset signal Res. This sig-
nal is generated at the system level and is asserted after the ac-
tivation of the clock adjustment procedure, as will be described 
in the following subsection. It is worth noticing that the nMOS 
(pMOS) transistor driven by the Res (Res’) signal must be dom-
inant over the pull-up (pull-down) network driving the output of 
the (n+1)-variable TRC. 
3.2 LAP Recovery Phase 
As introduced in the Section 2, upon the detection of a late 
Si transition and the generation of an alarm message at the out-
put of EI, a masking procedure based on in-field clock adjust-
ment is activated to guarantee the sampling of correct values by 
the data-path output flip-flops. Let us describe in details the 
proposed masking procedure. 
As previously discussed, our LAP monitoring scheme ini-
tially detects late transitions of Si occurring during a monitoring 
time interval TM = tset + tG,. Once the value of tGB is selected 
(as described in Subsection 3.1), the period TCK-I of the clock at 
which the monitored circuit runs at the beginning of the chip 
operation (Fig. 7(a)) is chosen according to the following ex-
pression: 
 
 TCK-I = tGB + tpcq + tpd + tset + tmar.                  (3) 
 
If no late transition of Si occurs, no alarm indication is pro-
duced by our LAP monitoring scheme, and no masking proce-
dure needs to be activated. Instead, once Si presents its first 
transition within TM (time instant denoted as tAL in Fig. 7(b)), 
our LAP scheme produces an alarm message, upon which no 
masking procedure needs to be immediately activated. In fact, 
after tAL, the performance of the combinational block Ci will 
continue to degrade due to NBTI. However, as long as the de-
layed transitions fall within tGB, the flip-flop FFi2 (Fig. 2) will 
continue to sample the correct value of Si, so that the system 
will keep on working properly. We can estimate the time inter-
val (tINC) from the occurrence of the alarm message (denoted 
by tAL) during which a delayed transition of Si will fall within 
the guardband tGB by employing the model in [6]. 
Based on such an estimation, the time instant t=tAL+tINC 
(Fig. 7(c)) at which the proposed system level masking proce-
dure should be activated can be derived. Such a masking pro-
cedure consists of changing the clock period from TCK-I to TCK-
II, where TCK-II is: 
 
TCK-II = 2tGB + tpcq+tpd + tset + tmar  =  TCK-I +tGB       (4) 
 
 
Fig. 6. Possible error indicator used in our LAP monitoring scheme 
to maintain till reset the alarm indications of the transition detectors. 
 
 
 
Fig. 7. Representation of the masking procedure of our LAP ap-
proach. 
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After increasing the clock period, a reset signal Res is acti-
vated to restore a no alarm indication at the output of the EI 
block (Fig. 6). 
The procedure described above is iterated each time a suc-
cessive alarm indication is received, for a maximum of M times. 
After the receipt of the i-th alarm indication, the TCK-i is: 
 
TCK-i =(i+1)tGB + tpcq + tpd + tset + tmar =TCK-(i-1) +tGB    (5) 
  
while the value of M is given by: 
  
       (6) 
 
where pd represents the circuit performance degradation after 
its whole life time (here considered to be 10 years) estimated by 
the model in [6]. It is worth noting that, if after the i-th incre-
ment of the clock period, it is              TCK-i > TCK-worst (where 
TCK-worst is the clock period guaranteeing the system correct op-
eration in case of worst case NBTI degradation during the 
whole circuit life time), our masking procedure sets TCK-i = TCK-
worst in order to avoid unnecessary performance loss. 
3.3 LAP Monitoring Scheme Implementation and 
Verification 
We have implemented our proposed LAP monitoring 
scheme in Fig. 3, with the transition detector circuit in Fig. 4, 
and the EI scheme in Fig. 6. We have considered the 45nm 
CMOS technology by PTM [19], with Vdd = 1V and clock 
frequency of 3GHz. All nMOS transistors have been sized with 
a shape factor (W/L) = 1, while all pMOS transistors have 
(W/L) = 2. As for the flip-flops FFi1 and FFi2 (Fig. 11), they 
have been implemented as a cascade of two minimum sized 
standard latches in a master-slave fashion. For these flip-flops, 
we obtained tset=15ps. The guardband tGB has been chosen 
equal to tGB=30ps. As an example, we have considered the 
case of 32 transition monitors.  
The behavior of our proposed LAP monitoring  scheme (in-
cluding the pulse generation circuit) has been verified by 
means of Monte Carlo electrical simulations, performed con-
sidering PVT variations (with uniform distribution) up to 20%. 
Fig. 8 shows the obtained simulation results. As an example, 
we have simulated the case in which the outputs O51 and O52 of 
the transition detector #5 present an indication of late transition, 
while all other 31 detectors provide no late transition indica-
tions. Particularly, two situations are represented: no late transi-
tion when TWC = 1 at time t1; a late transition due to NBTI 
occurring at time t2, while TWC=1. In the first case, EI provides 
a no alarm indication (Z1Z2 = 01), while, in the second case, the 
outputs of EI present the alarm indication Z1Z2 = 00 till the 
activation of Res at time t3.  
3.4 Robustness to NBTI Effects 
The NBTI phenomenon described before may degrade also 
the performance of our proposed LAP monitoring scheme. In 
this section, we prove that, similarly to the sensors in [4, 8, 7], 
our LAP approach keeps on detecting correctly late transitions 
of the signal Si, even though it is itself affected by NBTI degra-
dation.  
We evaluated the increase of the absolute value of the pMOS 
threshold voltage (Vth) due to NBTI degradation by utilizing 
the model presented in [6]. Such a model allows us to estimate 
the voltage shift Vth due to NBTI after a given period of time 
t of chip operation (or chip lifetime). Besides the value of the 
electric field and the junction temperature, the value of Vth 
depends on the parameter  = ton/t [6], where ton is the total 
time in which the considered pMOS is under a stress condition 
(i.e., conductive). It is 0 ≤  ≤ 1, where =0 if the considered 
pMOS transistor is always off, while =1 if it is always on.  
As described in [6], for specific and constant environmental 
conditions, such as operating voltage and temperature, Vth can 
be accurately expressed as a function of the time t of chip 
operation, and of the parameter  introduced above. The value 
of  for each pMOS transistor composing our scheme has been 
estimated as follows: 
1) The pMOS transistors of transfer gates TG1 and TG2 in 
Fig. 4 are conductive only during the monitoring interval 
TM of each clock cycle, so that for these transistors it is 
=TM/TCK=45ps/333ps=0.13. 
2) The pMOS transistors composing the circuit generating 
TWC are conductive for half of the clock cycle, so that for 
 
 
Fig. 8. Monte-Carlo simulation results obtained for the case of PVT 
variations up to 20% and for signal S5 not presenting (at t1) and 
presenting (at t2) a late transition during TM.  
 
 
Fig. 9. Simulation results obtained in case of no late transition of S5 
occurring during TM and a 10 year NBTI performance degradation of 
our LAP. 
 
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these transistors it is =TCK/2TCK=1/2. 
 3) The pMOS transistors of the inverter I1 in Fig. 4(a) and 
of the error indicator in Fig. 6 are conductive for a time 
period that depends on the input statistics. Considering a 
signal Si switching activity equal to 50%, we obtain = 
ton/t=0.5. 
The respective threshold voltage shifts of the pMOS transis-
tors have been estimated by means of the model in [6] consider-
ing t=10 years and the values of  estimated in cases 1), 2) 
and 3) above. The derived voltage shifts Vth1, Vth2 and Vth3 
have been utilized to build three different device models, allow-
ing us to simulate each pMOS transistor of our proposed LAP 
monitoring scheme with the proper NBTI degradation. Apart 
from these customized device models, the simulation set up is 
the same as that described in the previous subsection. 
Fig. 9 shows the simulation results obtained in case of no 
transition of S5 occurring during TM. We can observe that no 
alarm indication is generated at the outputs of the error indica-
tor (Z1 and Z2), thus verifying the correct operation of our 
monitor, despite its NBTI degradation.  
Similarly, Fig. 10 shows the simulation results obtained in 
case of late transitions of S5, that is in case of transitions occur-
ring during the monitoring time interval TM. We can observe 
that, also in this case, the monitoring scheme behaves properly: 
an alarm indication is generated at the outputs of EI (Z1 and 
Z2), which is maintained till the assertion of the reset signal 
Res. Thus, we can state that our degraded monitors keep on 
detecting correctly late transitions due to NBTI of the moni-
tored signals.  
From a qualitative point of view, the robustness of our LAP 
monitoring scheme to the aging effects of NBTI can be ex-
plained by analyzing the internal structure of the transition de-
tector in Fig. 4. During circuit operation, NBTI degrades the 
pMOS composing: i) the transfer gates TG1 and TG2; ii) the 
inverter I1; iii) the circuit generating TWC. 
As for the pMOS transistors in i), they are each connected in 
parallel with an nMOS transistor that does not exhibit any 
NBTI degradation. Therefore, TG1 and TG2 continue to work 
properly even in case of NBTI, and consequently our LAP mon-
itoring scheme is not affected by the NBTI degradation of the 
pMOS in i).  
As for the pMOS in ii), its degradation causes an 8.9% in-
crease in the propagation delay of the 01 transitions of in-
verter I1. This produces only a longer duration of the alarm 
indication on O1O2=00 if an illegal Si 10 transition occurs 
while TWC=1. Therefore, also in this case, the correct opera-
tion of our LAP monitoring scheme is not compromised.  
Finally, as for pMOS transistors in iii), their NBTI degrada-
tion do not affect the operation of the circuit generating TWC, 
since it is resilient by design to the aging effects produced by 
NBTI [7]. 
4 PROPOSED HIGH PERFORMANCE (HP) 
APPROACH  
An alternative solution to the LAP approach described in the 
previous section is here introduced. It is denoted as High Per-
formance (HP) approach, since it exhibits a lower impact on 
system performance compared to our LAP scheme and to other 
aging sensors proposed in literature [4, 5, 7, 13]. This is 
achieved at the cost of an increase in area overhead and power 
consumption. 
Analogously to the LAP approach, our HP approach consists 
of two successive phases, namely a monitoring phase followed 
by a recovery phase. However, differently from the LAP ap-
proach, during the monitoring phase, the HP monitoring scheme 
is also able to correct possible errors at the output of the moni-
tored datapaths, thus allowing to reduce the impact on perfor-
mance of the following recovery procedure, as described in 
details in the next subsections. 
4.1 HP Monitoring Phase 
Our proposed HP monitoring scheme is inserted in the moni-
tored data-paths as shown in Fig. 11. Analogously to the LAP 
scheme, the HP scheme checks the signals Si (i= 1..n) for possi-
ble transitions during a proper monitoring time interval denoted 
by TM-COR, which is determined by the time window control 
signal TWC. However, the monitoring time interval TM-COR is 
narrower than that (TM) used for our LAP scheme. Particularly, 
it is TM-COR=tset, where tset is the set-up time of the flip-flop FFi2 
(assuming for simplicity tseti = tset i = 1..n).  
If a delayed transition of Si occurs during TM-COR, the flip-
flop FFi2 will likely sample an incorrect value. Therefore, dif-
ferently from the LAP approach, our HP scheme must be able to 
correct the logic value of the output Qi2 provided by FFi2. This 
is achieved by providing the correct logic value on signal QiC (i 
= 1..n), which is then short-circuited to the respective Qi2 signal, 
as shown in Fig. 11. Our HP scheme must be able to force the 
correct logic value on QiC  Qi2 till the next sampling instant of 
FFi2, that is for a time interval equal to (Fig. 11):  
 
tforce = TCK – tset = TCK –TM-COR,                          (7) 
 
which corresponds to the time interval during which TWC=0. 
The internal block structure of the proposed HP monitoring 
scheme is shown in Fig 12. For each monitored signal Si (i = 
1..n), the HP monitoring scheme consists of two component 
blocks: a transition detector, and a correction block. 
 
 
Fig. 10. Simulation results obtained in case of late transitions of S5 
occurring during TM and a 10 year NBTI performance degradation of 
our LAP monitoring scheme. 
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Each transition detector checks Si during the monitoring in-
terval TM-COR and produces two-rail encoded outputs (Oi1Oi2 = 
01, or 10, i = 1..n) if no transition of Si occurs during TM-COR, 
and a non two-rail codeword (Oi1Oi2= 00, or 11, i = 1..n), con-
sidered as an alarm indication, if Si switches during TM-COR. 
Each signal couple Oi1Oi2 is given as input to the respective 
correction block (Fig. 12) producing signal QiC as output. QiC is 
then short-circuited to the output Qi2 of the flip-flop FFi2.  
In case of no late transition at the input Si of FFi2, the voltage 
value provided by FFi2 on output Qi2 is correct and must not be 
altered by the correction block. This can be obtained by leaving 
the node QiC in a high impedance state, thus acting only as an 
extra load connected to Qi2. 
Instead, in case of a Si late transition, the voltage value sam-
pled by FFi2 and provided as output on node Qi2 is incorrect. 
The correction block should give on node QiC the (correct) logic 
value that FFi2 should have sampled in case of a late transition 
of Si. Since the node QiC is short-circuited to the FFi2 output 
node Qi2, an electrical conflict may originate. In this case, in 
order to perform correction properly, the correction block 
should win the electrical conflict and force the node Qi2 to the 
correct value.   
Analogously to the LAP case, the outputs produced by the n 
transition detectors are gathered by an error indicator EI, which 
produces an alarm indication on its outputs Z1 and Z2 (i.e., Z1 Z2 
= 00, or 11) in case of a late transition of at least one signal Si. 
The alarm is maintained active till the assertion of the reset 
signal Res. 
We can notice that our HP scheme requires an initial moni-
toring interval TM-COR = tset which, differently from that required 
by the LAP monitoring scheme (i.e., TM = tset + tGB) does not 
impact system performance. However, since the combinational 
block Ci will progressively degrade in time due to NBTI, transi-
tions on Si will be increasingly delayed. Eventually, transitions 
on Si will become delayed by more than TM-COR = tset, and our 
scheme will be no longer able to perform correction. To avoid 
this to occur, upon the detection of a late Si transition and the 
generation of an alarm at the output of EI, a masking procedure 
based on in-field clock adjustment could be activated to guaran-
tee the generation of correct values at the outputs of the data-
path output flip-flops.  
 
4.1.1. Transition Detector and Error Indicator 
The internal structure of our transition detector is shown in 
Fig. 13(a). It is similar to that of our monitoring circuit present-
ed in Section 2 (Fig. 4), but for two main differences: i) the 
control signal TWC is now equal to 1 only during TM-COR = tset 
(Fig. 13(b)), as discussed in the previous subsection; ii) the 
delay element D1 now presents an inverting delay d1 that 
should be equal to TM-COR = tset. To satisfy condition i), we can 
generate the signal TWC by means of the circuit in [7] that pro-
vides a pulse of programmable width. This way, after determin-
ing the variation in the nominal value of tset due to process pa-
rameter variations (which, as an eample, may be derived from 
the measurements performed by ring oscillators of the kind in 
[20], that are usually integrated on-die to measure parameter 
variations), the TWC signal generator can be calibrated in order 
to make TWC=1 only during the actual tset of the flip-flops of 
fabricated chips. 
Apart from the two abovementioned differences, the behav-
ior of the transition detector is analogous to that described in 
Subsect. 3.1.1: it provides a two-rail codeword on O1 and O2 
only if Si is stable during TM-COR (that is, while TWC = 1), while 
it produces a two-rail non-codeword if Si switches during TM-
COR (Fig. 13(a)). The two-rail non-codeword on O1 and O2 is 
maintained till the following clock period, when TWC switches 
again to 1 and the transfer gates become conductive. Particular-
ly, since it is d1 = tset, signals O1 and O2 give a two-rail non- 
codeword for a time interval equal to:  
 
TCK – tset = TCK –TM-COR = tforce,                        (8) 
 
which corresponds to the time interval tforce required by the cor-
rection block to force the output Qi2 at the correct logic values 
(Fig. 11). 
It is worth noticing that, since D1 is an inverting delay, in 
case of late transitions on Si, it is (O1O2) = (11) if Si switches 
from 0 to 1, and (O1O2) = (00), if Si switches from 1 to 0. 
Therefore, the logic value present on both O1O2 is the same as 
the one the flip-flop FFi2 would have produced in case of cor-
rect sampling of Si. This property will be exploited by the cor-
rection block to perform correction. Finally, as for EI, the same 
structure and implementation as described in Subsection 3.1.2 
has been considered. 
4.1.2. Correction Block 
The correction block must force the logic value at the output 
Qi2 of flip-flop FFi2 (Fig. 11) for a time interval equal to tforce = 
 
 
Fig. 11. HP monitoring scheme insertion within the considered critical 
data-paths. 
 
 
Fig. 12. HP monitoring scheme internal block structure 
 
 
Fig. 13. (a) Internal structure of the transition detector; (b) example of 
the timing of its signals in case of a transitio  of Si while TWC=1. 
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TCK – tset, during which it is TWC=0. A possible implementation 
is shown in Fig. 14. It consists of a C-element that receives as 
inputs the signals O1R and O2R (which are the inverted versions 
of O1 and O2), and produces QC as output, which is connected to 
Qi2 (Fig. 12). In order to work properly, our correction block 
requires, as unique design constraint, that the series of pMOS 
and nMOS of the C-element are dominant over the transistors 
of FFi2 driving the output Qi2. 
The transfer gates TG3 and TG4 connect the signals O1 and 
O2 from the transition detector to the inputs of the C-element 
O1R and O2R, respectively, only when O1 and O2 present a stable 
value. In fact, TG3 and TG4 are off during the monitoring time 
interval TM-COR=tset (TWC=1), during which O1 and O2 may 
change, while they switch on (thus connecting O1 and O2 to O1R 
and O2R, respectively) during the time interval tforce = TCK – tset 
(TWC=0), during which O1 and O2 are stable. 
As for the output C-element, it is conductive only if its two 
inputs (O1R and O2R in Fig. 14) present the same logic value. 
Otherwise the output of the C-element (QC) is left in a high 
impedance state. This way, during the time interval tforce, the 
output QC of the C-element is left in a high impedance state if 
O1 and O2 are two-rail encoded, while it is QC = O1 = O2 if O1 
and O2 are non two rail encoded because of a late transition of 
Si. In the former case, no correction is needed, and the logic 
value at Qi2 is imposed by FFi2, while in the latter case, the C-
element forces the output Qi2 of FFi2 to assume the correct logic 
value present on QC.  
 
4.2 HP Recovery Phase 
Similarly to our LAP approach, upon the detection of a late 
Si transition and the generation of an alarm message at the out-
puts Z1Z2 of the error indicator EI, a masking procedure based 
on in-field clock adjustment is activated, in order to guarantee 
the generation of correct values at the outputs of the monitored 
data-paths. Let us describe in details the proposed recovery 
procedure for the HP approach. 
As previously discussed, our HP monitoring scheme initially 
detects late transitions of Si occurring during a monitoring time 
interval TM-COR = tset. Thus, as shown in Fig. 15(a), the initial 
clock period TCK-I is given by:  
 
 TCK-I = tpcq + tpd + tset + tmar.                           (9) 
 
In the represented case, no late transition of Si occurs, and 
no alarm indication is produced by our HP monitoring scheme. 
Therefore, no masking procedure is activated. By comparing 
Eqs. (9) and (3), we can observe that our HP approach allows us 
to reduce by tGB the value of the initial TCK-I with respect to 
our LAP approach.    
Fig. 15(b) represents the time instant, denoted by tAL, in 
which Si presents the first transition within TM-COR due to NBTI 
degradation. At this time instant, our HP scheme produces an 
alarm message on Z1Z2, that will be used to activate a masking 
procedure at system level. In particular, after tAL the perfor-
mance of the combinational block Ci will continue to degrade in 
time due to NBTI, but as long as the delayed transitions fall 
within TM-COR, our approach continues to force the output of 
flip-flop FFi2 (Fig. 12) to assume the correct logic value, so that 
the system will keep on working properly. 
By means of the model in [6], we estimate the time interval 
tINC from the alarm message occurrence (at tAL), during which a 
delayed transition of signal Si falls within tset. Then, as shown in 
Fig. 15(c), at time t=tAL+tINC our approach activates the mask-
ing procedure (at the system level) that commutes the clock 
period from TCK-I to TCK-II, where TCK-II = TCK-I + tGB. The 
guardband tGB can be chosen using the same criteria as for our 
LAP approach to preserve the FFi2 correct sampling. The clock 
period TCK-II is therefore: 
 
TCK-II = tGB + tpcq + tpd + tset + tmar.                  (10) 
After the commutation to clock period TCK-II, a reset signal 
Res is activated to restore a no alarm indication at the output of 
EI. Again, by comparing Eqs. (10) and (4), we can observe that 
our HP approach allows a reduction of tGB on the value of the 
increased TCK-II, with respect to our LAP approach. 
Similarly to our LAP approach, the recovery procedure of 
our HP approach described above is repeated each time a suc-
cessive alarm indication is generated. Thus, after the generation 
of the i-th alarm indication, TCK-i will be: 
 
TCK-i = itGB + tpcq + tpd + tset + tmar = TCK-(i-1)+ tGB.    (11) 
  
By comparing Eqs. (11) and (5), we can observe that also af-
ter the i-th increment of the clock cycle, our HP approach al-
lows a reduction of tGB on the value of the increased TCK-i, with 
respect to our LAP approach. 
The recovery procedure of our HP approach is repeated till a 
maximum of M times given by:  
 
               
                             (12) 
 
where the symbols are the same as those in Eq. 6. If after the i-
th increment of clock period, it is TCK-i > TCK-worst (where TCK-
worst is the clock period guaranteeing the system correct opera-
tion in case of worst case NBTI degradation during the whole 
circuit life time), our masking procedure sets TCK-i = TCK-worst in 
order to avoid unnecessary performance degradations. 
 
 
Fig. 14. Possible implementation of our correction block in Fig. 12. 
 
 
i . 15. Sch matic r presentati n f the pr posed masking 
procedure of our HP approach based on in-field clock adjustment. 
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4.3 HP Monitoring Scheme Implementation and 
Verification 
We implemented our proposed HP monitoring scheme by 
means of the same 45nm CMOS technology as for the LAP 
scheme, with Vdd = 1V and clock frequency of 3GHz. In par-
ticular, we designed the transition detector shown in Fig. 
13(a), the correction block represented in Fig. 14, and the 
pulse generation circuit proposed in [7] to generate the TWC 
signal, considering the following transistor aspect ratios: (i) 
(W/L) = 1 (W/L = 2), for the nMOS (pMOS) transistors of 
TG1, TG2, TG3, TG4, IR1 and IR2; (ii) (W/L) = 4 (W/L=10) for 
the nMOS (pMOS) transistors of the C-element. As for the 
flip-flops FFi1 and FFi2 (Fig. 11), they have been implemented 
in a master-slave fashion (as described in Subsection 3.3) and 
feature a set-up time     tset = 15ps. As for the delay element D1 
of the transition monitor, it has been implemented by means of 
a programmable delay element of the kind in [21], in order to 
set its delay d1 equal to tset of FFi2.  
The behavior of our HP monitoring scheme has been veri-
fied by means of Monte Carlo electrical simulations, performed 
considering PVT variations (with uniform distribution) up to 
20%. Fig. 16 shows the simulation results obtained for the case 
of no late transition of Si. We can observe that, as expected, the 
transition detector always gives two-railed encoded outputs O1 
and O2. In this case, the output of our correction block is left in 
a high impedance state and the output Qi2 is driven to the cor-
rect logic value by flip-flop FFi2.  
Instead, Fig. 17 depicts the results of the Monte Carlo simu-
lations regarding to the case of late Si transitions occurring at 
time instants t1 and t4 (while TWC=1). As expected, the transi-
tion detector produces equal logic values on O1 and O2, which 
are maintained till TWC=0 (instant t6). As for the output signal 
Qi2, the figure reports the waveforms obtained with our pro-
posed HP monitoring scheme (solid line), and without it 
(dashed line). It can be seen that, without any correction 
(dashed line), late transitions of Si due to NBTI occurring at 
times t1 and t4 are incorrectly sampled by FFi2, and wrong logic 
values are produced on Qi2 during the time intervals tI = t3–t2 
and tII = t7–t5.   
When our HP monitoring scheme is employed (solid line), 
we can observe that Qi2 presents the correct logic vales during 
both the time intervals tI and tII, since our scheme forces Qi2 
to assume the correct logic value in case of late transitions of Si. 
As can be noted, Qi2 does not exhibit a full swing transition. 
This is because an electrical conflict arises between the pMOS 
transistors of the C-element of our correction block (Fig. 12) 
and the nMOS transistor of the output of flip-flop FFi2, which 
has sampled an incorrect logic value. However, we have veri-
fied that the voltage values reached by Qi2 are very close to Vdd 
and ground and are correctly recognized as high and low logic 
values.  
4.4 Robustness to NBTI Effects 
We have verified that our proposed HP monitoring scheme 
keeps on working properly even when degraded by NBTI, that 
is it keeps on properly detecting late Si transitions and 
correcting the value provided by FFi2.   
As described in Subsection 3.4 for the LAP monitoring 
scheme, the increase in the absolute value of the pMOS thresh-
old voltage (Vth) due to NBTI degradation has been evaluated 
by means of the model presented in [6]. The value of the pa-
rameter  accounting for the time interval during which each 
pMOS transistor composing our HP monitoring scheme is un-
der a stress condition has been estimated as follows. 
1) The pMOS transistors of the transfer gates TG1 and TG2 
in Fig. 13 are conductive only during the  interval TM-COR 
of each clock cycle. For these transistors it is:  = TM-
COR/TCK = 15ps/333ps = 0.045.  
2) The pMOS transistors of the transfer gates TG3 and TG4 
in Fig. 14 conduce only in the time interval during which 
TWC=0, so that, in every clock cycle, they are conductive 
for a time interval TCK-TM-COR=tforce (Fig. 11). Therefore, 
for these transistors it is:              = tforce/TCK = 
318ps/333ps = 0.954. 
3) The pMOS transistors composing the circuit generating 
TWC are conductive for half the clock cycle. For these 
transistors it is: =TCK/2TCK=1/2.  
4) The pMOS transistors in the delay element D1 (Fig. 13), 
the inverters IR1 and IR2 (Fig. 14), and the C-element 
(Fig. 14) conduce for a time interval depending on the 
input statistics. By considering a signal Si switching 
activity equal to 50%, we obtain: = ton/t=0.5. 
The previous values of the parameter  have been used to 
 
Fig. 17. Monte-Carlo simulation results obtained for the case of PVT 
variations up to 20% and late transitions of Si occurring during       
TM-COR. 
 
 
 
Fig. 16. Monte Carlo  simulation  results obtained for the case of PVT 
variations up to 20% and no late transition of Si occurring during     
TM-COR. 
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evaluate the threshold voltage shift of the pMOS transistors 
composing our HP monitoring scheme and the monitored 
datapath, considering a circuit life time of 10 years. Finally, a 
proper device model accounting for the correct threshold volt-
age degradation has been created for each pMOS transistor of 
our correcting scheme. 
In Fig. 18 we present the simulation results obtained when 
the monitored signal Si switches correctly before the interval 
TM-COR (at time instants t1 and t3). As can be seen, the correct 
value is provided on output Qi2 and, as expected, our HP moni-
toring scheme keeps on correctly operating, despite its being 
affected by NBTI. 
Instead, Fig. 19 presents the simulation results in case of 
signal Si late rising (at the time instant t1), and falling (at the 
time instant t4) transitions. As in the previous subsection, we 
report the output signal Qi2 obtained with our HP monitoring 
scheme (solid line waveform), and without it (dashed line 
waveform). When no correction is performed, a wrong Qi2 val-
ue  is produced during the clock period after the clock sampling 
edges occurring at instants t1 (wrong low value) and t4 (wrong 
high value).  
In case of our HP monitoring scheme, instead, the logic val-
ue on node Qi2 is forced to assume the correct value but, as in 
the previous subsection with no NBTI degradation, the commu-
tation on Qi2 is not a full swing transition. However, we have 
verified that the voltage values on Qi2 are still very close to Vdd 
and ground, and are recognized as correct logic values by fan-
out gates. Therefore, our degraded scheme keeps on working 
properly also in case of late transitions of Si due to NBTI. 
The robustness of our HP monitoring scheme to NBTI ef-
fects can be qualitatively assessed by observing the circuits in 
Fig. 13(a) and 14. As previously stated, during the circuit opera-
tion time, NBTI causes the degradation of the pMOS transistors 
composing: i) the transfer gates TG1, TG2, TG3 and TG4; ii) the 
delay element D1, iii) the inverters IR1 and IR2; iv) the C-
element; v) the circuit generating TWC. 
As for the pMOS transistors in i), the same considerations as 
for the LAP monitoring scheme hold true, and their NBTI deg-
radation does not affect the correct operation of our HP moni-
toring scheme. 
As for the pMOS in ii), we have verified that when they are 
degraded, the consequent increase of delay d1 of the block D1 
is approximately equal to that of the setup time tset of the flip-
flops connected to our HP scheme, which also degrade due to 
NBTI. Therefore, the required condition d1 = tset is still approx-
imately satisfied, and the correct operation of our HP monitor-
ing scheme is not impacted by NBTI degradation of the pMOS 
in ii).  
The degradation of pMOS transistors in iii) causes an 8.9% 
increase of the propagation delay of inverters IR1 and IR2 in 
case of 01 transitions. However, since their outputs are given 
to the C-element only after the following falling edge of TWC, 
an increase in their propagation delay does not affect the correct 
operation of our HP scheme. 
As for the pMOS transistors in iv), they must force the out-
put of the flip-flop at which our scheme is connected to assume 
the correct logic value. NBTI weakens these transistors over 
time, thus increasing the correction time. However, they have 
been sized in order to allow proper correction, even for worst 
case NBTI degradation. 
Finally, the degradation of pMOS transistors in v) does not 
affect the operation of the circuit generating TWC, since it is 
resilient by design to the aging effects produced by NBTI [7]. 
5 COST EVALUATION AND COMPARISON  
We have evaluated the costs of both our proposed LAP and 
HP NBTI monitoring schemes in terms of area overhead, power 
consumption and impact on system performance, and we have 
compared them to those of the aging sensors recently published 
in [4, 8, 7, 13]. Electrical simulations of all compared solutions 
have been performed considering a standard 45nm CMOS tech-
nology [19], a power supply Vdd = 1V and clock frequency of 
3GHz. All solutions have been implemented assuming the min-
imum transistor sizes making them work properly. As for the 
solution in [8], we have not included the cost of the circuitry 
required to generate its control signal, since it was not specified, 
while we have considered the circuitry employed to generate 
the TWC signal in our LAP and HP schemes, and the control 
signals in the solutions [4, 7, 13]. 
5.1 Area Overhead and Power Consumption 
For the purpose of comparison, we have evaluated the costs 
of all compared monitoring schemes for the case of a single 
monitored signal. Area overhead has been roughly estimated in 
terms of squares, while the power consumption has been as-
 
Fig. 18. Simulation results obtained in case of no late transition of Si 
occurring during TM-COR and 10 year NBTI performance degradation. 
 
 
Fig. 19. Simulation results obtained in case of a late transition of Si 
occurring during TM-COR and 10 year NBTI performance degradation. 
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sessed as the average power consumed by each solution, con-
sidering the monitored signal with no late transition and with a 
switching activity of 25%. The static power consumption due to 
leakage has been accounted as well. Additionally, the signal 
identifying the monitoring time interval has been generated as 
described in [7] for all compared schemes.  
Table 1 reports the area and power costs, as well as the rela-
tive variations of the compared solutions over our LAP and HP 
monitoring schemes (= 100( [4, 8, 7, 13]  – our)/ our). As can 
be seen, our LAP scheme presents the lowest area and power 
consumption. Compared to it, the alternative solutions in [4, 8, 
7, 13], which induce the same impact on performance (as clari-
fied in the next subsection), exhibit an increase in area ranging 
from +13.8% of the solution in [7] to +48.3% of the scheme in 
[13], and a power consumption increment ranging from +4.9% 
of the solution in [13] to +25% of the scheme in [8]. 
As for the proposed HP monitoring scheme, it requires the 
highest area among the considered solutions, while its power 
consumption is comparable. This cost increase is counterbal-
anced by a reduction in the impact on performance, as clarified 
in the next subsection. As previously mentioned, the value of 
power consumption reported in Table 1 has been estimated 
considering a single monitored signal with no late transition. In 
this regard, it is worth reminding that, if correction is required 
(i.e., in case of a late transition), an electrical conflicts is origi-
nated between our HP scheme, which forces the correct output 
value, and its connected flip-flop. In this case, the power con-
sumption rises up to 35μW. However, according to the HP re-
covery phase presented in Subsection 4.2, the output of the flip-
flop needs to be corrected only during short time intervals. 
Therefore, being the correction a rare event, we can expect that 
the actual average power consumed by our HP scheme is slight-
ly higher than reported in Table 1. 
Let us now evaluate the absolute area overhead (AO) of our 
proposed LAP and HP approaches, in case of n critical data-
paths to be monitored. For both approaches, AO is given by the 
sum of the area of each monitoring scheme (reported in Table 1 
and hereafter denoted by Amon-LAP or Amon-HP, respectively) and 
the area of the n-input error indicator (denoted by An-in-EI) gath-
ering the outputs of the n monitors. Therefore, the AO of our 
LAP and HP approaches, expressed in squares (Sq) as an esti-
mate, is given by: 
 
AOLAP(Sq)= nAmon-LAP + An-in-EI = 58n(Sq) + (54n + 86)Sq  (13) 
 
AOHP(Sq)= nAmon-HP + An-in-EI = 98n(Sq) + (54n + 86)Sq    (14) 
 
Finally, we have analyzed the area required by all EIs in the 
chip and the area of the routing resources as a function of the 
number of transition detectors connected to a single error indi-
cator. As an example, for this analysis we have considered the 
case of 256 transition detectors distributed simmetrically 
throughout the chip. Fig. 20 reports the area required by all EIs 
and routing resources as a function of the number of transition 
detectors per EI (i.e., number of inputs of the EIs), normalized 
with respect to the cases with the lowest EI and routing area. As 
can be observed, the area required by all EIs in the chip de-
creases, while the area of the routing resources increases, with 
the number of transition detectors connected to each EI. The 
total area overhead presents a minimum when 8 transition de-
tectors are connected to each EI. Of course, the existing tradeoff 
between the area of all EIs and the routing area depends on 
circuit functionality and layout and could be estimated during 
the design phase.   
5.2 Impact on Performance 
We have evaluated the impact on system performance of our 
LAP and HP monitoring schemes, and we have compared it to 
that of the solutions in [4, 7, 8, 13]. The maximum operating 
frequency allowed by each considered scheme has been evalu-
ated as a function of the circuit life time considering, as realistic 
assumption, a maximum circuit lifetime of 10 years [6].  
As an example, we have considered a critical data-path Ci 
(in Fig. 1) composed by 29 min-sized inverters, and flip-flops 
FFi1 and FFi2 implemented as described in the previous sections. 
For the considered 45nm CMOS technology, such a data-path 
implementation has allowed an initial (i.e., without performance 
degradation of the block Ci due to NBTI) maximum operating 
frequency of 3.44 GHz.  
We have connected our LAP and HP monitoring schemes to 
the input of FFi2 and applied the masking procedures described 
in Subsections 3.2 and 4.2, respectively, to evaluate the maxi-
mum operating frequency as a function of circuit lifetime. For 
the schemes in [4, 8, 7, 13] we have applied the same masking 
procedure as developed for our LAP scheme and carried out the 
same evaluation. For all the compared solutions, we have con-
sidered six different values for the guardband tGB. Of course, 
the introduction of the monitoring circuits increases the capaci-
tive load of the circuit, causing a slight increase in the moni-
tored signal propagation delay. This additional delay is approx-
TABLE 1 
AREA AND POWER CONSUMPTION COMPARISON. 
 
 
 
Fig. 20. Normalized area required by the EIs in the chip and by 
the routing resources to cover 256 transition detectors as a 
function of the number of transition detectors connected to 
each EI. 
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imately the same for all compared solutions, and we have veri-
fied that it is in the order of only 3% of the initial system clock 
cycle (3.44GHz ). 
Fig. 21 shows the maximum operating frequency allowed by 
the compared schemes as a function of circuit life time, for the 
cases of: (a) tGB=35ps, (b) tGB=30ps, (c) tGB=25ps, (d) 
tGB=20ps, (e) tGB=15ps, and (f) tGB=10ps. It is also shown 
the operating frequency guaranteeing the system correct opera-
tion in the presence of worst case NBTI degradation during the 
whole circuit life time (reported as worst case). We can observe 
that, for all considered cases and for the entire circuit lifetime, 
our LAP scheme features the same impact on performance as 
the solutions in [4, 8, 7, 13]. 
On the other hand, during the early stage of the circuit life 
time, our HP monitoring scheme features the highest operation 
frequency, with relative improvements over our LAP scheme 
and those in [4, 8, 7, 13] ranging from 15% to 7%, depending 
on the tGB value.  
Additionally, from Figs. 21(a)-(f) it can be observed that, the 
higher the value chosen for  tGB, the larger the improvement in 
maximum operation frequency allowed by our HP scheme over 
the other solutions during the early stage of circuit life time. We 
can also note that, for tGB > 15ps (Figs. 21(a), (b), (c) and (d)), 
there are time intervals during which the maximum operating 
frequencies allowed by our HP and LAP schemes and those in 
[4, 8, 7, 13] coincide. Instead, for tGB ≤ 15ps (Figs. 21(e) and 
(f)), our HP scheme allows always a higher maximum operating 
frequency. In this latter case, we observed that our HP scheme 
exhibits a relative increase in the maximum operation frequency 
ranging from 8% to 6% over the other compared solutions. 
Finally, we can observe that, during the early stage of the 
circuit lifetime, our HP and LAP schemes, as well as the solu-
tions in [4, 8, 7, 13] allow a considerable increase in the operat-
ing frequency compared to the worst case in Fig. 21, where the 
circuit operates from the beginning with a clock period in-
creased by the maximum NBTI degradation expected for its 
entire lifetime. 
6 CONCLUSIONS  
We have proposed two monitoring and masking approaches, 
denoted as Low Area and Power (LAP) and High Performance 
(HP), which are able to detect late transitions due to NBTI deg-
radation in the combinational part of critical data-paths and 
guarantee the correctness of the provided output data by proper-
ly adapting the clock frequency. We have shown that, compared 
to recently proposed alternative solutions, our LAP approach 
requires lower area overhead and lower, or comparable, power 
consumption, while featuring the same impact on system per-
formance. As for our HP approach, it allows to reduce the im-
pact on system performance, at the cost of a limited increase in 
area and power consumption. Therefore, between the proposed 
approaches, the better solution for any considered application 
could be devised based on area, power and impact on perfor-
mance constraints. 
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